mirror of
https://github.com/YosysHQ/yosys
synced 2025-11-01 12:07:51 +00:00
Remove tech independent synthesis
This commit is contained in:
parent
388eb3288c
commit
9224b3bc17
9 changed files with 20 additions and 16 deletions
|
|
@ -1,5 +1,6 @@
|
|||
read_verilog latches.v
|
||||
synth_ice40
|
||||
select -assert-count 5 t:SB_LUT4
|
||||
#select -assert-none t:SB_LUT4 %% t:* %D
|
||||
cd top
|
||||
select -assert-count 4 t:SB_LUT4
|
||||
select -assert-none t:SB_LUT4 %% t:* %D
|
||||
write_verilog latches_synth.v
|
||||
|
|
|
|||
Loading…
Add table
Add a link
Reference in a new issue