mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Ensure signed constants are correctly parsed, represented, and exported in RTLIL. Add a test to check parsing and exporting

Browse source
This commit is contained in:
Roland Coeurjoly 2024-08-19 16:56:08 +02:00 • committed by Catherine
parent 4cddc19994
commit 91e3773b51
4 changed files with 29 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

10
tests/various/rtlil_signed_attribute.ys Normal file
View file

@ -0,0 +1,10 @@
! mkdir -p temp
read_rtlil <<EOT
module \test
attribute \bottom_bound 3's101
wire width 3 output 1 \a
connect \a 3'001
end
EOT
write_rtlil temp/rtlil_signed_attribute.il
! grep -F -q "attribute \bottom_bound 3's101" temp/rtlil_signed_attribute.il