mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-02 12:37:53 +00:00
Code Activity

check ff's separately

Browse source
This commit is contained in:
Miodrag Milanovic 2019-10-04 11:00:49 +02:00
parent 3d3479b0af
commit 91ad3ab717
2 changed files with 14 additions and 26 deletions
Download patch file Download diff file Expand all files Collapse all files

18
tests/anlogic/dffs.ys
View file

@ -1,10 +1,20 @@
read_verilog dffs.v
hierarchy -top top
design -save read
proc
flatten
hierarchy -top dff
equiv_opt -assert -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd top # Constrain all select calls below inside the top module
cd dff # Constrain all select calls below inside the top module
select -assert-count 1 t:AL_MAP_SEQ
select -assert-none t:AL_MAP_SEQ %% t:* %D
design -load read
proc
hierarchy -top dffe
equiv_opt -assert -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd dffe # Constrain all select calls below inside the top module
select -assert-count 1 t:AL_MAP_LUT3
select -assert-count 2 t:AL_MAP_SEQ
select -assert-count 1 t:AL_MAP_SEQ
select -assert-none t:AL_MAP_LUT3 t:AL_MAP_SEQ %% t:* %D