mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 13:29:12 +00:00
Code Activity

abc9: (* keep *) wires to be PO only, not PI as well; fix scc handling

Browse source
This commit is contained in:
Eddie Hung 2020-03-06 10:20:30 -08:00
parent 2335c59e5b
commit 91a7a74ac4
2 changed files with 9 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

7
backends/aiger/xaiger.cc
View file

@ -174,11 +174,12 @@ struct XAigerWriter
undriven_bits.insert(bit);
unused_bits.insert(bit);
bool keep = wire->get_bool_attribute(ID::keep);
if (wire->port_input || keep)
bool scc = wire->attributes.count(ID(abc9_scc));
if (wire->port_input || scc)
input_bits.insert(bit);
if (wire->port_output || keep) {
bool keep = wire->get_bool_attribute(ID::keep);
if (wire->port_output || keep || scc) {
if (bit != wirebit)
alias_map[wirebit] = bit;
output_bits.insert(wirebit);