mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Bugfix in "scc" command
This commit is contained in:
		
							parent
							
								
									2874914bcb
								
							
						
					
					
						commit
						914aa8a5d3
					
				
					 1 changed files with 11 additions and 9 deletions
				
			
		| 
						 | 
				
			
			@ -163,16 +163,8 @@ struct SccWorker
 | 
			
		|||
		}
 | 
			
		||||
 | 
			
		||||
		for (auto cell : workQueue)
 | 
			
		||||
			cellToNextCell[cell] = sigToNextCells.find(cellToNextSig[cell]);
 | 
			
		||||
 | 
			
		||||
		labelCounter = 0;
 | 
			
		||||
		cellLabels.clear();
 | 
			
		||||
 | 
			
		||||
		while (workQueue.size() > 0)
 | 
			
		||||
		{
 | 
			
		||||
			RTLIL::Cell *cell = *workQueue.begin();
 | 
			
		||||
			log_assert(cellStack.size() == 0);
 | 
			
		||||
			cellDepth.clear();
 | 
			
		||||
			cellToNextCell[cell] = sigToNextCells.find(cellToNextSig[cell]);
 | 
			
		||||
 | 
			
		||||
			if (!nofeedbackMode && cellToNextCell[cell].count(cell)) {
 | 
			
		||||
				log("Found an SCC:");
 | 
			
		||||
| 
						 | 
				
			
			@ -183,6 +175,16 @@ struct SccWorker
 | 
			
		|||
				sccList.push_back(scc);
 | 
			
		||||
				log("\n");
 | 
			
		||||
			}
 | 
			
		||||
		}
 | 
			
		||||
 | 
			
		||||
		labelCounter = 0;
 | 
			
		||||
		cellLabels.clear();
 | 
			
		||||
 | 
			
		||||
		while (!workQueue.empty())
 | 
			
		||||
		{
 | 
			
		||||
			RTLIL::Cell *cell = *workQueue.begin();
 | 
			
		||||
			log_assert(cellStack.size() == 0);
 | 
			
		||||
			cellDepth.clear();
 | 
			
		||||
 | 
			
		||||
			run(cell, 0, maxDepth);
 | 
			
		||||
		}
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue