mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-20 07:36:39 +00:00
Code Activity

celltypes: Reword synthesizable comment

Browse source 
Don't mention verilog.
This commit is contained in:
Krystine Sherwin 2025-03-01 11:23:13 +13:00
parent 82ae46dfeb
commit 9117926157
No known key found for this signature in database
1 changed files with 1 additions and 1 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
kernel/celltypes.h
View file

@ -34,7 +34,7 @@ struct CellType
bool is_evaluable = false;
// Cell has no state; outputs are determined solely by inputs
bool is_combinatorial = false;
// Cell is able to be fully represented in the synthesizable subset of verilog
// Cell is able to be synthesized
bool is_synthesizable = false;
// Cell is built-in memory logic, includes flip-flops and latches, but not complex
// cells like $mem