mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Added $meminit cell type

Browse source
This commit is contained in:
Clifford Wolf 2015-02-14 10:23:03 +01:00
parent ef151b0b30
commit 910556560f
4 changed files with 33 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

22
techlibs/common/simlib.v
View file

@ -1514,6 +1514,28 @@ endmodule
// --------------------------------------------------------
module \$meminit (ADDR, DATA);
parameter MEMID = "";
parameter ABITS = 8;
parameter WIDTH = 8;
parameter PRIORITY = 0;
input [ABITS-1:0] ADDR;
input [WIDTH-1:0] DATA;
initial begin
if (MEMID != "") begin
$display("ERROR: Found non-simulatable instance of $meminit!");
$finish;
end
end
endmodule
// --------------------------------------------------------
module \$mem (RD_CLK, RD_ADDR, RD_DATA, WR_CLK, WR_EN, WR_ADDR, WR_DATA);
parameter MEMID = "";