mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-29 07:27:58 +00:00
Code Activity

Added $meminit cell type

Browse source
This commit is contained in:
Clifford Wolf 2015-02-14 10:23:03 +01:00
parent ef151b0b30
commit 910556560f
4 changed files with 33 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/celltypes.h
View file

@ -135,6 +135,7 @@ struct CellTypes
setup_type("$memrd", {CLK, ADDR}, {DATA});
setup_type("$memwr", {CLK, EN, ADDR, DATA}, pool<RTLIL::IdString>());
setup_type("$meminit", {ADDR, DATA}, pool<RTLIL::IdString>());
setup_type("$mem", {RD_CLK, RD_ADDR, WR_CLK, WR_EN, WR_ADDR, WR_DATA}, {RD_DATA});
setup_type("$fsm", {CLK, ARST, CTRL_IN}, {CTRL_OUT});

9
kernel/rtlil.cc
View file

@ -904,6 +904,15 @@ namespace {
return;
}
if (cell->type == "$meminit") {
param("\\MEMID");
param("\\PRIORITY");
port("\\ADDR", param("\\ABITS"));
port("\\DATA", param("\\WIDTH"));
check_expected();
return;
}
if (cell->type == "$mem") {
param("\\MEMID");
param("\\SIZE");