mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-27 02:45:52 +00:00
Code Activity

anlogic: implement DRAM initialization

Browse source 
As the TD tool doesn't accept the DRAM cell to contain unknown values in
the initial value, the initialzation support of DRAM is previously
skipped.

Now add the support by add a new pass to determine unknown values in the
initial value.

Signed-off-by: Icenowy Zheng <icenowy@aosc.io>
This commit is contained in:
Icenowy Zheng 2018-12-19 10:18:47 +08:00
parent 93d44bb9a6
commit 90d00182cf
6 changed files with 96 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

2
techlibs/anlogic/drams.txt
View file

@ -1,5 +1,5 @@
bram $__ANLOGIC_DRAM16X4
init 0
init 1
abits 4
dbits 4
groups 2