mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-06 14:13:23 +00:00
verilog: fix const func eval with upto variables
This commit is contained in:
parent
ca876e7c12
commit
90bb47d181
5 changed files with 99 additions and 3 deletions
7
tests/verilog/func_upto.ys
Normal file
7
tests/verilog/func_upto.ys
Normal file
|
@ -0,0 +1,7 @@
|
|||
read_verilog -sv func_upto.sv
|
||||
hierarchy -top top
|
||||
proc
|
||||
flatten
|
||||
opt -full
|
||||
select -module top
|
||||
sat -verify -seq 1 -prove-asserts -enable_undef
|
Loading…
Add table
Add a link
Reference in a new issue