mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 11:20:27 +00:00
Code Activity

add tristate buffer and test

Browse source
This commit is contained in:
Pepijn de Vos 2019-10-28 15:18:01 +01:00
parent 9517525224
commit 903f997391
3 changed files with 21 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

13
tests/arch/gowin/tribuf.ys Normal file
View file

@ -0,0 +1,13 @@
read_verilog ../common/tribuf.v
hierarchy -top tristate
proc
tribuf
flatten
synth
equiv_opt -assert -map +/gowin/cells_sim.v -map +/simcells.v synth_gowin # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd tristate # Constrain all select calls below inside the top module
#Internal cell type used. Need support it.
select -assert-count 1 t:TBUF
select -assert-count 2 t:IBUF
select -assert-none t:TBUF t:IBUF %% t:* %D