mirror of
https://github.com/YosysHQ/yosys
synced 2025-10-08 08:51:56 +00:00
tests: remove -seq 1 from sat with -tempinduct where possible
* When used with -tempinduct mode, -seq <N> causes assertions to be ignored in the first N steps. While this has uses for reset modelling, for these test cases it is unnecessary and could lead to failures slipping through uncaught
This commit is contained in:
parent
012ddc2f1e
commit
8fb3f88842
15 changed files with 16 additions and 16 deletions
|
@ -11,4 +11,4 @@ logger -expect warning "reg '\\var_19' is assigned in a continuous assignment" 1
|
|||
read_verilog -sv typedef_initial_and_assign.sv
|
||||
hierarchy; proc; opt; async2sync
|
||||
select -module top
|
||||
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
|
||||
sat -verify -tempinduct -prove-asserts -show-all
|
||||
|
|
|
@ -1,6 +1,6 @@
|
|||
read_verilog -sv typedef_struct_port.sv
|
||||
hierarchy; proc; opt; async2sync
|
||||
select -module top
|
||||
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
|
||||
sat -verify -tempinduct -prove-asserts -show-all
|
||||
select -module test_parser
|
||||
sat -verify -seq 1 -tempinduct -prove-asserts -show-all
|
||||
sat -verify -tempinduct -prove-asserts -show-all
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue