3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-03 18:00:24 +00:00

Merge pull request #5244 from rocallahan/gitignore

Create a general `tests/.gitignore` and remove redundant entries from subdirectories
This commit is contained in:
Emil J 2025-07-29 11:03:47 +02:00 committed by GitHub
commit 8f76a426e2
No known key found for this signature in database
GPG key ID: B5690EEEBB952194
39 changed files with 2 additions and 77 deletions

View file

@ -1,7 +1,6 @@
bram1_cmp bram1_cmp
bram1.mk bram1.mk
bram1_[0-9]*/ bram1_[0-9]*/
bram2.log
bram2_syn.v bram2_syn.v
bram2_tb bram2_tb
dsp_work*/ dsp_work*/

View file

@ -1,2 +1,4 @@
*.log *.log
*.out
*.err
run-test.mk run-test.mk

View file

@ -1,3 +1,2 @@
/*_ref.v /*_ref.v
/*.log
/neg.out/ /neg.out/

View file

@ -1,4 +1,2 @@
*.log
/run-test.mk
+*_synth.v +*_synth.v
+*_testbench +*_testbench

View file

@ -1,2 +0,0 @@
*.log
/run-test.mk

View file

@ -1,3 +0,0 @@
/*.log
/*.out
/run-test.mk

View file

@ -1,4 +1,2 @@
*.log
/run-test.mk
+*_synth.v +*_synth.v
+*_testbench +*_testbench

View file

@ -1,4 +1,2 @@
*.log
/run-test.mk
+*_synth.v +*_synth.v
+*_testbench +*_testbench

View file

@ -1,3 +0,0 @@
/*.log
/*.out
/run-test.mk

View file

@ -1,5 +1,3 @@
*.log
*.json *.json
/run-test.mk
+*_synth.v +*_synth.v
+*_testbench +*_testbench

View file

@ -1,2 +0,0 @@
/*.log
/run-test.mk

View file

@ -1,2 +0,0 @@
*.log
/run-test.mk

View file

@ -1,4 +1,2 @@
*.log
/run-test.mk
*.vm *.vm

View file

@ -1,2 +0,0 @@
*.log
/run-test.mk

View file

@ -1,2 +0,0 @@
/*.log
/run-test.mk

View file

@ -1,4 +1,2 @@
*.log
run-test.mk
+*_synth.v +*_synth.v
+*_testbench +*_testbench

View file

@ -1,5 +1,3 @@
/*.log
/*.out
/run-test.mk /run-test.mk
/*_uut.v /*_uut.v
/test_macc /test_macc

View file

@ -1,2 +0,0 @@
*.log
*.out

View file

@ -1,2 +0,0 @@
*.log
run-test.mk

View file

@ -1 +0,0 @@
*.log

View file

@ -1,3 +1,2 @@
*.log
iverilog-* iverilog-*
yosys-* yosys-*

View file

@ -1,2 +0,0 @@
*.log
*.out

View file

@ -1,3 +1,2 @@
*.log
/*.filtered /*.filtered
*.verilogsim *.verilogsim

View file

@ -1 +0,0 @@
*.log

View file

@ -1,5 +1,2 @@
t_*.log
t_*.out
t_*.v t_*.v
t_*.ys t_*.ys
run-test.mk

View file

@ -1,3 +1 @@
*.log
*.out
*.dmp *.dmp

View file

@ -1 +0,0 @@
/*.log

View file

@ -1 +0,0 @@
*.log

View file

@ -1 +0,0 @@
*.log

View file

@ -1,4 +1,2 @@
*.log
run-test.mk
*.vcd *.vcd
*.fst *.fst

View file

@ -1 +0,0 @@
/*.log

View file

@ -1,6 +1,3 @@
*.log
/run-test.mk
+*_synth.v +*_synth.v
+*_testbench +*_testbench
*.out
*.fst *.fst

View file

@ -1,3 +0,0 @@
*.log
*.out
*.err

View file

@ -1,5 +1,3 @@
*.v *.v
*.sv *.sv
*.log
*.out
*.bak *.bak

View file

@ -1,3 +0,0 @@
/*.log
/*.out
/run-test.mk

View file

@ -1,3 +0,0 @@
*.log
*.out
/*.mk

View file

@ -1,9 +1,6 @@
/*.log
/*.out
/*.sel /*.sel
/write_gzip.v /write_gzip.v
/write_gzip.v.gz /write_gzip.v.gz
/run-test.mk
/plugin.so /plugin.so
/plugin.so.dSYM /plugin.so.dSYM
/temp /temp

View file

@ -1,3 +0,0 @@
/*.log
/*.out
/run-test.mk

View file

@ -1,7 +1,3 @@
/*.log
/*.out
/*.err
/run-test.mk
/const_arst.v /const_arst.v
/const_sr.v /const_sr.v
/doubleslash.v /doubleslash.v