mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-30 11:12:29 +00:00
Code Activity

Address most comments

Browse source
This commit is contained in:
Jason Xu 2025-03-07 00:50:28 -05:00
parent 0678c4dec9
commit 8ec96ec806
2 changed files with 12 additions and 14 deletions
Download patch file Download diff file Expand all files Collapse all files

2
.gitignore vendored
View file

@ -16,6 +16,7 @@ __pycache__
/qtcreator.config /qtcreator.config
/qtcreator.creator /qtcreator.creator
/qtcreator.creator.user /qtcreator.creator.user
/compile_commands.json
/coverage.info /coverage.info
/coverage_html /coverage_html
/Makefile.conf /Makefile.conf
@ -53,4 +54,3 @@ __pycache__
/venv /venv
/boost /boost
/ffi /ffi
/compile_commands.json

24
frontends/verilog/verilog_frontend.cc
View file

@ -686,11 +686,11 @@ struct VerilogFileList : public Pass {
log("\n"); log("\n");
log(" -F file_list_path\n"); log(" -F file_list_path\n");
log(" File list file contains list of Verilog files to be parsed, any\n"); log(" File list file contains list of Verilog files to be parsed, any\n");
log(" ' path is treated relative to the file list file'\n"); log(" path is treated relative to the file list file\n");
log("\n"); log("\n");
log(" -f file_list_path\n"); log(" -f file_list_path\n");
log(" File list file contains list of Verilog files to be parsed, any\n"); log(" File list file contains list of Verilog files to be parsed, any\n");
log(" ' path is treated relative to current working directroy'\n"); log(" path is treated relative to current working directroy\n");
log("\n"); log("\n");
} }
@ -710,21 +710,21 @@ struct VerilogFileList : public Pass {
continue; continue;
} }
std::string verilog_file_path; std::filesystem::path verilog_file_path;
if (relative_to_file_list_path) { if (relative_to_file_list_path) {
verilog_file_path = file_list_parent_dir.string() + '/' + v_file_name; verilog_file_path = file_list_parent_dir / v_file_name;
} else { } else {
verilog_file_path = std::filesystem::current_path().string() + '/' + v_file_name; verilog_file_path = std::filesystem::current_path() / v_file_name;
} }
bool is_sv = (std::filesystem::path(verilog_file_path).extension() == ".sv"); bool is_sv = (verilog_file_path.extension() == ".sv");
std::string command = "read_verilog"; std::vector<std::string> read_verilog_cmd = {"read_verilog", "-defer"};
if (is_sv) { if (is_sv) {
command += " -sv"; read_verilog_cmd.push_back("-sv");
} }
command = command + ' ' + verilog_file_path; read_verilog_cmd.push_back(verilog_file_path.string());
Pass::call(design, command); Pass::call(design, read_verilog_cmd);
} }
flist.close(); flist.close();
@ -748,9 +748,7 @@ struct VerilogFileList : public Pass {
break; break;
} }
if (args.size() != argidx) { extra_args(args, argidx, design);
cmd_error(args, argidx, "Extra argument.");
}
} }
} VerilogFilelist; } VerilogFilelist;