mirror of
https://github.com/YosysHQ/yosys
synced 2025-07-29 07:27:58 +00:00
opt_expr: simplify any unsigned comparisons with all-0 and all-1.
Before this commit, only unsigned comparisons with all-0 would be simplified. This commit also makes the code handling such comparisons to be more rigorous and not abort on unexpected input.
This commit is contained in:
parent
4b9f619349
commit
8e53d2e0bf
3 changed files with 84 additions and 17 deletions
4
tests/opt/opt_expr_cmp.ys
Normal file
4
tests/opt/opt_expr_cmp.ys
Normal file
|
@ -0,0 +1,4 @@
|
|||
read_verilog opt_expr_cmp.v
|
||||
equiv_opt -assert opt_expr -fine
|
||||
design -load postopt
|
||||
select -assert-count 0 t:$gt t:$ge t:$lt t:$le
|
Loading…
Add table
Add a link
Reference in a new issue