mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 14:13:23 +00:00
Code Activity

updated to use get_src_attribute() and set_src_attribute().

Browse source
This commit is contained in:
Jason Lowdermilk 2017-08-31 14:51:56 -06:00
parent 71d43cfc08
commit 8dc6083de7
3 changed files with 7 additions and 10 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/techmap/techmap.cc
View file

@ -172,7 +172,6 @@ struct TechmapWorker
std::string orig_cell_name;
pool<string> extra_src_attrs;
std::string src = cell->attributes["\\src"].decode_string();
if (!flatten_mode)
{
@ -341,7 +340,7 @@ struct TechmapWorker
RTLIL::Cell *c = module->addCell(c_name, it.second);
design->select(module, c);
if (!src.empty()) c->attributes["\\src"] = src;
c->set_src_attribute(cell->get_src_attribute());
if (!flatten_mode && c->type.substr(0, 2) == "\\$")
c->type = c->type.substr(1);
@ -467,7 +466,6 @@ struct TechmapWorker
log_assert(cell == module->cell(cell->name));
bool mapped_cell = false;
std::string src = cell->attributes["\\src"].decode_string();
std::string cell_type = cell->type.str();
if (in_recursion && cell_type.substr(0, 2) == "\\$")
@ -517,7 +515,7 @@ struct TechmapWorker
extmapper_module = extmapper_design->addModule(m_name);
RTLIL::Cell *extmapper_cell = extmapper_module->addCell(cell->type, cell);
if (!src.empty()) extmapper_cell->attributes["\\src"] = src;
extmapper_cell->set_src_attribute(cell->get_src_attribute());
int port_counter = 1;
for (auto &c : extmapper_cell->connections_) {