mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-21 05:13:40 +00:00
updated to use get_src_attribute() and set_src_attribute().
This commit is contained in:
parent
71d43cfc08
commit
8dc6083de7
3 changed files with 7 additions and 10 deletions
|
@ -478,14 +478,14 @@ static void dfflibmap(RTLIL::Design *design, RTLIL::Module *module, bool prepare
|
|||
auto cell_type = cell->type;
|
||||
auto cell_name = cell->name;
|
||||
auto cell_connections = cell->connections();
|
||||
std::string src = cell->attributes["\\src"].decode_string();
|
||||
std::string src = cell->get_src_attribute();
|
||||
|
||||
module->remove(cell);
|
||||
|
||||
cell_mapping &cm = cell_mappings[cell_type];
|
||||
RTLIL::Cell *new_cell = module->addCell(cell_name, prepare_mode ? cm.cell_name : "\\" + cm.cell_name);
|
||||
|
||||
if (!src.empty()) new_cell->attributes["\\src"] = src;
|
||||
new_cell->set_src_attribute(src);
|
||||
|
||||
bool has_q = false, has_qn = false;
|
||||
for (auto &port : cm.ports) {
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue