mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-18 20:03:39 +00:00
Code Activity

Added module->avail_parameters (for advanced techmap features)

Browse source
This commit is contained in:
Clifford Wolf 2013-11-24 20:29:07 +01:00
parent 4011d47646
commit 8dafecd34d
3 changed files with 14 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

1
kernel/rtlil.h
View file

@ -257,6 +257,7 @@ struct RTLIL::Design {
struct RTLIL::Module {
RTLIL::IdString name;
std::set<RTLIL::IdString> avail_parameters;
std::map<RTLIL::IdString, RTLIL::Wire*> wires;
std::map<RTLIL::IdString, RTLIL::Memory*> memories;
std::map<RTLIL::IdString, RTLIL::Cell*> cells;