mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-01-21 17:44:45 +00:00
Code Activity

proc_dff: fix missing polarity parameters for $dffsr, add another fallback

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-01-16 23:46:38 +01:00
parent 0d85044f6a
commit 8cf422a823
1 changed files with 8 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

10
passes/proc/proc_dff.cc
View file

@ -169,8 +169,12 @@ void gen_dffsr(RTLIL::Module *mod, DSigs sigs, bool clk_polarity,
}
}
log_assert(set_pol != std::nullopt);
log_assert(reset_pol != std::nullopt);
if (set_pol == std::nullopt || reset_pol == std::nullopt) {
// set or reset never used, falling back to mux tree
gen_dffsr_complex(mod, sigs, clk_polarity, async_rules, proc);
return;
}
struct Builder {
using BitControl = std::pair<std::optional<SigBit>, std::optional<SigBit>>;
@ -280,6 +284,8 @@ void gen_dffsr(RTLIL::Module *mod, DSigs sigs, bool clk_polarity,
RTLIL::Cell *cell = mod->addDffsr(sstr.str(), sigs.clk, sig_sr_set, sig_sr_clr, sigs.d, sigs.q, clk_polarity);
cell->attributes = proc->attributes;
cell->setParam(ID::SET_POLARITY, Const(*set_pol, 1));
cell->setParam(ID::CLR_POLARITY, Const(*reset_pol, 1));
log(" created %s cell `%s' with %s edge clock and multiple level-sensitive resets.\n",
cell->type.c_str(), cell->name.c_str(), clk_polarity ? "positive" : "negative");