mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

Revert "submod to bitty rather bussy, for bussy wires used as input and output"

Browse source 
This reverts commit cba3073026.
This commit is contained in:
Eddie Hung 2019-11-27 00:48:22 -08:00
parent 969f511415
commit 8c813632b6
2 changed files with 76 additions and 42 deletions
Download patch file Download diff file Expand all files Collapse all files

7
tests/various/submod.ys
View file

@ -52,8 +52,10 @@ sat -verify -prove-asserts -show-ports miter
design -reset
read_verilog -icells <<EOT
module top(input d, c, (* init = 1'b1 *) output reg q);
(* submod="bar" *) DFF s1(.D(d), .C(c), .Q(q));
module top(input d, c, (* init = 3'b011 *) output reg [2:0] q);
(* submod="bar" *) DFF s1(.D(d), .C(c), .Q(q[1]));
DFF s2(.D(d), .C(c), .Q(q[0]));
DFF s3(.D(d), .C(c), .Q(q[2]));
endmodule
module DFF(input D, C, output Q);
@ -62,6 +64,7 @@ endmodule
EOT
hierarchy -top top
proc
submod
dffinit -ff DFF Q INIT