mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 00:55:32 +00:00
Code Activity

abc9: uniquify blackboxes like whiteboxes (#2695)

Browse source 
* abc9_ops: uniquify blackboxes too

* abc9_ops: update comment

* abc9_ops: allow bypass for param-less blackboxes

* Add tests
This commit is contained in:
Eddie Hung 2021-03-29 22:02:06 -07:00 • committed by GitHub
parent 55dc5a4e4f
commit 8c5f379435
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 62 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

57
tests/various/abc9.ys
View file

@ -90,7 +90,7 @@ $_DFF_N_ ff4(.C(clk), .D(1'b1), .Q(z));
endmodule
EOT
simplemap
equiv_opt abc9 -lut 4 -dff
equiv_opt -assert abc9 -lut 4 -dff
design -load postopt
cd abc9_test038
select -assert-count 3 t:$_DFF_N_
@ -99,3 +99,58 @@ clean
select -assert-count 2 a:init
select -assert-count 1 w:w a:init %i
select -assert-count 1 c:ff4 %co c:ff4 %d %a a:init %i
# Check that non-dangling ABC9 black-boxes are preserved
design -reset
read_verilog -specify <<EOT
(* abc9_box, blackbox *)
module mux_with_param(input I0, I1, S, output O);
parameter P = 0;
specify
(I0 => O) = P;
(I1 => O) = P;
(S => O) = P;
endspecify
endmodule
module abc9_test039(output O);
mux_with_param #(.P(1)) m (
.I0(1'b1),
.I1(1'b1),
.O(O),
.S(1'b0)
);
endmodule
EOT
abc9 -lut 4
cd abc9_test039
select -assert-count 1 t:mux_with_param
# Check that dangling ABC9 black-boxes are swept away
design -reset
read_verilog -specify <<EOT
(* abc9_box, blackbox *)
module mux_with_param(input I0, I1, S, output O);
parameter P = 0;
specify
(I0 => O) = P;
(I1 => O) = P;
(S => O) = P;
endspecify
endmodule
module abc9_test040(output O);
wire w;
mux_with_param #(.P(1)) m (
.I0(1'b1),
.I1(1'b1),
.O(w),
.S(1'b0)
);
endmodule
EOT
abc9 -lut 4
cd abc9_test040
select -assert-count 0 t:mux_with_param