mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-10-31 11:42:30 +00:00 
			
		
		
		
	error when no signal found
This commit is contained in:
		
							parent
							
								
									1b5ff92e62
								
							
						
					
					
						commit
						8ba2000a50
					
				
					 1 changed files with 2 additions and 0 deletions
				
			
		|  | @ -994,6 +994,8 @@ struct SimWorker : SimShared | ||||||
| 		for (auto wire : topmod->wires()) { | 		for (auto wire : topmod->wires()) { | ||||||
| 			if (wire->port_input) { | 			if (wire->port_input) { | ||||||
| 				fstHandle id = fst->getHandle(scope + "." + RTLIL::unescape_id(wire->name)); | 				fstHandle id = fst->getHandle(scope + "." + RTLIL::unescape_id(wire->name)); | ||||||
|  | 				if (id==0) | ||||||
|  | 					log_error("Unable to find required '%s' signal in file\n",(scope + "." + RTLIL::unescape_id(wire->name)).c_str()); | ||||||
| 				inputs[wire] = id; | 				inputs[wire] = id; | ||||||
| 			} | 			} | ||||||
| 		} | 		} | ||||||
|  |  | ||||||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue