mirror of
				https://github.com/YosysHQ/yosys
				synced 2025-11-04 05:19:11 +00:00 
			
		
		
		
	Minor correction
Minor typo error correction in -expose with setundef
This commit is contained in:
		
							parent
							
								
									b4a303a1b7
								
							
						
					
					
						commit
						8b9a8c7f91
					
				
					 1 changed files with 1 additions and 2 deletions
				
			
		| 
						 | 
				
			
			@ -89,7 +89,6 @@ static RTLIL::Wire * add_wire(RTLIL::Design *design, RTLIL::Module *module, std:
 | 
			
		|||
  return wire;
 | 
			
		||||
}
 | 
			
		||||
 | 
			
		||||
 | 
			
		||||
struct SetundefWorker
 | 
			
		||||
{
 | 
			
		||||
	int next_bit_mode;
 | 
			
		||||
| 
						 | 
				
			
			@ -304,7 +303,7 @@ struct SetundefPass : public Pass {
 | 
			
		|||
            else {
 | 
			
		||||
              string name = c.wire->name.str() + "$[" + std::to_string(c.width + c.offset) + ":" + std::to_string(c.offset) + "]";
 | 
			
		||||
              wire = add_wire(design, module, name, c.width, true, false, false);
 | 
			
		||||
              module->connect(RTLIL::SigSig(c.wire, wire));
 | 
			
		||||
              module->connect(RTLIL::SigSig(c, wire));
 | 
			
		||||
            }
 | 
			
		||||
            log("Exposing undriven wire %s as input.\n", wire->name.c_str());
 | 
			
		||||
          }
 | 
			
		||||
| 
						 | 
				
			
			
 | 
			
		|||
		Loading…
	
	Add table
		Add a link
		
	
		Reference in a new issue