mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-31 03:32:29 +00:00
Code Activity

Revert "Add shregmap -init_msb_first and use in synth_xilinx"

Browse source 
This reverts commit 26ecbc1aee.
This commit is contained in:
Eddie Hung 2019-03-14 09:01:48 -07:00
parent f1a8e8a480
commit 8af9979aab
2 changed files with 4 additions and 17 deletions
Download patch file Download diff file Expand all files Collapse all files

5
techlibs/xilinx/synth_xilinx.cc
View file

@ -111,7 +111,7 @@ struct SynthXilinxPass : public Pass
log(" dff2dffe\n");
log(" opt -full\n");
log(" techmap -map +/techmap.v -map +/xilinx/arith_map.v\n");
log(" shregmap -init_msb_first -params -enpol any_or_none\n");
log(" shregmap -init -params -enpol any_or_none\n");
log(" techmap -map +/xilinx/ff_map.v\n");
log(" opt -fast\n");
log("\n");
@ -262,9 +262,8 @@ struct SynthXilinxPass : public Pass
Pass::call(design, "techmap -map +/techmap.v -map +/xilinx/arith_map.v");
}
Pass::call(design, "shregmap -init_msb_first -params -enpol any_or_none");
Pass::call(design, "shregmap -initt -params -enpol any_or_none");
Pass::call(design, "techmap -map +/xilinx/ff_map.v");
Pass::call(design, "hierarchy -check");
Pass::call(design, "opt -fast");
}