mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-23 17:15:33 +00:00
Code Activity

remove sorts from some optimisation passes

Browse source
This commit is contained in:
Lofty 2024-06-25 23:18:57 +01:00
parent 5579685673
commit 8ae1c02d4d
4 changed files with 4 additions and 5 deletions
Download patch file Download diff file Expand all files Collapse all files

6
tests/arch/anlogic/mux.ys
View file

@ -39,6 +39,8 @@ proc
equiv_opt -assert -map +/anlogic/cells_sim.v synth_anlogic # equivalency check
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
cd mux16 # Constrain all select calls below inside the top module
select -assert-count 5 t:AL_MAP_LUT6
select -assert-count 3 t:AL_MAP_LUT3
select -assert-count 8 t:AL_MAP_LUT4
select -assert-count 1 t:AL_MAP_LUT5
select -assert-none t:AL_MAP_LUT6 %% t:* %D
select -assert-none t:AL_MAP_LUT3 t:AL_MAP_LUT4 t:AL_MAP_LUT5 %% t:* %D