mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-24 01:25:33 +00:00
Code Activity

Added help messages to ilang and verilog frontends

Browse source
This commit is contained in:
Clifford Wolf 2013-03-01 08:03:00 +01:00
parent 51c2b797b3
commit 8a6b0a3520
3 changed files with 60 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

3
README
View file

@ -170,6 +170,9 @@ Verilog Attributes and non-standard features
- The 'full_case' attribute on case statements is supported
(also the non-standard "// synopsys full_case" directive)
- The 'parallel_case' attribute on case statements is supported
(also the non-standard "// synopsys parallel_case" directive)
- The "// synopsys translate_off" and "// synopsys translate_on"
directives are also supported (but the use of `ifdef .. `endif
is strongly recommended instead).