3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-27 21:48:58 +00:00

update test to use suggested selection for assertions

This commit is contained in:
N. Engelhardt 2025-07-01 11:33:03 +02:00
parent ef3f541501
commit 8a4f465143
3 changed files with 12 additions and 3 deletions

View file

@ -52,4 +52,8 @@ module top (
assign out1 = cone1_3 | (reg1 ^ 8'hA5);
assign out2 = cone2_3 & (reg3 | 8'h5A);
always @(posedge clk) begin
assert (out1 == 8'h42);
end
endmodule