mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 22:23:23 +00:00
Code Activity

opt_expr: remove redundant guard against sorting

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-03-20 12:28:16 +01:00
parent 8190036676
commit 89b12e4898
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
passes/opt/opt_expr.cc
View file

@ -519,7 +519,7 @@ void replace_const_cells(RTLIL::Design *design, RTLIL::Module *module, bool cons
cells.edge(cells.node(outbit_to_cell.at(bit)), r_index); cells.edge(cells.node(outbit_to_cell.at(bit)), r_index);
} }
if (sort_fails < effort && !cells.sort()) { if (!cells.sort()) {
// There might be a combinational loop, or there might be constants on the output of cells. 'check' may find out more. // There might be a combinational loop, or there might be constants on the output of cells. 'check' may find out more.
// ...unless this is a coarse-grained cell loop, but not a bit loop, in which case it won't, and all is good. // ...unless this is a coarse-grained cell loop, but not a bit loop, in which case it won't, and all is good.
log("Couldn't topologically sort cells, optimizing module %s may take a longer time.\n", log_id(module)); log("Couldn't topologically sort cells, optimizing module %s may take a longer time.\n", log_id(module));