mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-03-02 03:36:56 +00:00
Code Activity

Don't raise DZ when left is inf

Browse source
This commit is contained in:
Krystine Sherwin 2026-02-02 14:52:23 +13:00
parent 1cd3fd5090
commit 896cca5365
No known key found for this signature in database
2 changed files with 3 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

2
libs/symfpu

@ -1 +1 @@
Subproject commit 1452b0b39c40c1a22dcbb0cc5b22ab628247ee5b
Subproject commit f5eccd09323fba1a7ee78df2e7bb43dc5509dfe5

5
tests/symfpu/edges.sv
View file

@ -228,9 +228,8 @@ module edges();
`ifdef DIV
assume (c_zero);
// a = finite, b = 0
if ((a_norm || a_subnorm) && b_unsigned == '0)
assert (DZ);
// div/zero when a = finite, b = 0
assert (!DZ || ((a_norm || a_subnorm) && b_unsigned == '0));
// 0/0 or inf/inf
if ((a_zero && b_zero) || (a_inf && b_inf))
assert (NV);