mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-06 03:10:26 +00:00
Code Activity

Add RAM32X6SDP and RAM64X3SDP modes

Browse source
This commit is contained in:
Eddie Hung 2019-12-12 18:52:28 -08:00
parent 50e0c83560
commit 8925bf4b96
2 changed files with 120 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

40
techlibs/xilinx/lutrams.txt
View file

@ -52,6 +52,32 @@ bram $__XILINX_RAM128X1D
endbram
bram $__XILINX_RAM32X6SDP
init 1
abits 5
dbits 6
groups 2
ports 1 1
wrmode 0 1
enable 0 1
transp 0 0
clocks 0 1
clkpol 0 2
endbram
bram $__XILINX_RAM64X3SDP
init 1
abits 6
dbits 3
groups 2
ports 1 1
wrmode 0 1
enable 0 1
transp 0 0
clocks 0 1
clkpol 0 2
endbram
bram $__XILINX_RAM32M
init 1
abits 5
@ -108,6 +134,20 @@ match $__XILINX_RAM128X1D
endmatch
match $__XILINX_RAM32X6SDP
min bits 5
min wports 1
make_outreg
or_next_if_better
endmatch
match $__XILINX_RAM64X3SDP
min bits 6
min wports 1
make_outreg
or_next_if_better
endmatch
match $__XILINX_RAM32M
min bits 5
min rports 3