mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-28 19:35:53 +00:00
Code Activity

Restore count_outputs, move process check to abc

Browse source
This commit is contained in:
Eddie Hung 2019-12-30 16:29:08 -08:00
parent dbffbeef5c
commit 88b9c8d46d
2 changed files with 13 additions and 11 deletions
Download patch file Download diff file Expand all files Collapse all files

14
passes/techmap/abc9_map.cc
View file

@ -268,15 +268,14 @@ void abc9_module(RTLIL::Design *design, RTLIL::Module *module, std::string scrip
log_push();
// FIXME:
/*int count_outputs = design->scratchpad_get_int("write_xaiger.num_outputs");
int count_outputs = design->scratchpad_get_int("write_xaiger.num_outputs");
log("Extracted %d AND gates and %d wires to a netlist network with %d inputs and %d outputs.\n",
design->scratchpad_get_int("write_xaiger.num_ands"),
design->scratchpad_get_int("write_xaiger.num_wires"),
design->scratchpad_get_int("write_xaiger.num_inputs"),
count_outputs);
if (count_outputs > 0)*/ {
if (count_outputs > 0) {
std::string buffer;
std::ifstream ifs;
#if 0
@ -965,13 +964,8 @@ struct Abc9MapPass : public Pass {
CellTypes ct(design);
for (auto module : design->selected_modules())
{
if (module->attributes.count(ID(abc9_box_id)))
continue;
if (module->processes.size() > 0) {
log("Skipping module %s as it contains processes.\n", log_id(module));
continue;
}
if (module->processes.size() > 0)
log_error("Module '%s' has processes!\n", log_id(module));
assign_map.set(module);