mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-23 14:23:41 +00:00
Improved opt_share for reduce cells
This commit is contained in:
parent
0d48b846ac
commit
88af5b6a16
3 changed files with 32 additions and 3 deletions
|
@ -277,6 +277,7 @@ struct RTLIL::SigChunk {
|
|||
bool operator <(const RTLIL::SigChunk &other) const;
|
||||
bool operator ==(const RTLIL::SigChunk &other) const;
|
||||
bool operator !=(const RTLIL::SigChunk &other) const;
|
||||
static bool compare(const RTLIL::SigChunk &a, const RTLIL::SigChunk &b);
|
||||
};
|
||||
|
||||
struct RTLIL::SigSpec {
|
||||
|
@ -291,6 +292,7 @@ struct RTLIL::SigSpec {
|
|||
SigSpec(RTLIL::State bit, int width = 1);
|
||||
void expand();
|
||||
void optimize();
|
||||
void sort();
|
||||
void sort_and_unify();
|
||||
void replace(const RTLIL::SigSpec &pattern, const RTLIL::SigSpec &with);
|
||||
void replace(const RTLIL::SigSpec &pattern, const RTLIL::SigSpec &with, RTLIL::SigSpec *other) const;
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue