mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-24 13:18:56 +00:00
Code Activity

ast, read_verilog: refactoring

Browse source
This commit is contained in:
Emil J. Tywoniak 2025-06-18 12:39:32 +02:00
parent 31002cf259
commit 88800a16ea
7 changed files with 16 additions and 21 deletions
Download patch file Download diff file Expand all files Collapse all files

3
frontends/verilog/Makefile.inc
View file

@ -3,6 +3,9 @@ GENFILES += frontends/verilog/verilog_parser.tab.cc
GENFILES += frontends/verilog/verilog_parser.tab.hh
GENFILES += frontends/verilog/verilog_parser.output
GENFILES += frontends/verilog/verilog_lexer.cc
GENFILES += frontends/verilog/location.hh
GENFILES += frontends/verilog/position.hh
GENFILES += frontends/verilog/stack.hh
frontends/verilog/verilog_parser.tab.cc: frontends/verilog/verilog_parser.y
$(Q) mkdir -p $(dir $@)