mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-21 13:23:40 +00:00
code review
This commit is contained in:
parent
dcce15207e
commit
88211310fa
1 changed files with 1 additions and 1 deletions
|
@ -1676,7 +1676,7 @@ void VerificImporter::import_netlist(RTLIL::Design *design, Netlist *nl, std::ma
|
||||||
log_error("Verific RamNet %s is connected to unsupported instance type %s (%s).\n",
|
log_error("Verific RamNet %s is connected to unsupported instance type %s (%s).\n",
|
||||||
net->Name(), pr->GetInst()->View()->Owner()->Name(), pr->GetInst()->Name());
|
net->Name(), pr->GetInst()->View()->Owner()->Name(), pr->GetInst()->Name());
|
||||||
}
|
}
|
||||||
if (bits_in_word * number_of_bits > pow(2, 23))
|
if ((bits_in_word * number_of_bits) > (1 << 23))
|
||||||
log_error("Memory %s size is larger than 2**23 bits\n", net->Name());
|
log_error("Memory %s size is larger than 2**23 bits\n", net->Name());
|
||||||
memory->width = bits_in_word;
|
memory->width = bits_in_word;
|
||||||
memory->size = number_of_bits / bits_in_word;
|
memory->size = number_of_bits / bits_in_word;
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue