mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-03 21:09:12 +00:00
Code Activity

Merge pull request #3982 from povik/booth-fix

Browse source 
booth: Fix vacancy check when summing down result
This commit is contained in:
Miodrag Milanović 2023-10-05 08:15:45 +02:00 • committed by GitHub
commit 881ce80a11
No known key found for this signature in database
GPG key ID: 4AEE18F83AFDEB23
2 changed files with 18 additions and 4 deletions
Download patch file Download diff file Expand all files Collapse all files

6
passes/techmap/booth.cc
View file

@ -533,7 +533,7 @@ struct BoothPassWorker {
// get the bits in this column.
SigSpec column_bits;
for (int row_ix = 0; row_ix < row_size; row_ix++) {
if (bits_to_reduce[row_ix][column_ix].wire)
if (bits_to_reduce[row_ix][column_ix] != State::S0)
column_bits.append(bits_to_reduce[row_ix][column_ix]);
}
for (auto c : carry_bits_to_add_to_next_column) {
@ -750,7 +750,7 @@ struct BoothPassWorker {
SigSpec first_csa_ips;
// get the first 3 inputs, if possible
for (var_ix = 0; var_ix < column_bits.size() && first_csa_ips.size() != 3; var_ix++) {
if (column_bits[var_ix].is_wire())
if (column_bits[var_ix] != State::S0)
first_csa_ips.append(column_bits[var_ix]);
}
@ -782,7 +782,7 @@ struct BoothPassWorker {
// get the next two variables to sum
for (; var_ix <= column_bits.size() - 1 && csa_ips.size() < 2;) {
// skip any empty bits
if (column_bits[var_ix].is_wire())
if (column_bits[var_ix] != State::S0)
csa_ips.append(column_bits[var_ix]);
var_ix++;
}

16
tests/techmap/booth.ys
View file

@ -1 +1,15 @@
test_cell -s 1694091355 -n 100 -script booth_map_script.ys_ $mul
read_verilog <<EOF
module test(clk, a, b, y);
input wire clk;
input wire [9:0] a;
input wire [6:0] b;
output wire [20:0] y;
assign y = a * b;
endmodule
EOF
booth
sat -verify -set a 0 -set b 0 -prove y 0
design -reset
test_cell -s 1694091355 -n 100 -script booth_map_script.ys_ $mul