mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-11 13:40:53 +00:00
Code Activity

Use equiv for memory and dpram

Browse source
This commit is contained in:
Eddie Hung 2019-08-28 12:30:35 -07:00
parent ebd0a1875b
commit 87d5d9b8c8
4 changed files with 2 additions and 168 deletions
Download patch file Download diff file Expand all files Collapse all files

5
tests/ice40/dpram.ys
View file

@ -6,13 +6,10 @@ equiv_opt -run :prove -map +/ice40/cells_sim.v synth_ice40
memory
opt -full
# TODO
#equiv_opt -run prove: -assert null
miter -equiv -flatten -make_assert -make_outputs gold gate miter
#sat -verify -prove-asserts -tempinduct -show-inputs -show-outputs miter
sat -verify -prove-asserts -seq 3 -set-init-zero -show-inputs -show-outputs miter
design -load postopt
cd top
select -assert-count 1 t:SB_RAM40_4K
select -assert-none t:SB_RAM40_4K %% t:* %D
write_verilog dpram_synth.v