mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-05 02:40:25 +00:00
Code Activity

xilinx: Add FDDRCPE and FDDRRSE blackbox cells.

Browse source 
These are necessary primitives for proper DDR support on Virtex 2 and
Spartan 3.
This commit is contained in:
Marcelina Kościelnicka 2020-12-17 00:24:48 +01:00
parent 40e35993af
commit 871fc34ad4
2 changed files with 33 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

28
techlibs/xilinx/cells_xtra.v
View file

@ -5301,6 +5301,34 @@ module DSP48E2 (...);
input RSTP;
endmodule
module FDDRCPE (...);
parameter INIT = 1'b0;
(* clkbuf_sink *)
input C0;
(* clkbuf_sink *)
input C1;
input CE;
input D0;
input D1;
input CLR;
input PRE;
output Q;
endmodule
module FDDRRSE (...);
parameter INIT = 1'b0;
output Q;
(* clkbuf_sink *)
input C0;
(* clkbuf_sink *)
input C1;
input CE;
input D0;
input D1;
input R;
input S;
endmodule
module IFDDRCPE (...);
output Q0;
output Q1;