mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-06 06:03:23 +00:00
Code Activity

xilinx: Add FDDRCPE and FDDRRSE blackbox cells.

Browse source 
These are necessary primitives for proper DDR support on Virtex 2 and
Spartan 3.
This commit is contained in:
Marcelina Kościelnicka 2020-12-17 00:24:48 +01:00
parent 40e35993af
commit 871fc34ad4
2 changed files with 33 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

5
techlibs/xilinx/cells_xtra.py
View file

@ -188,6 +188,11 @@ CELLS = [
# I/O logic.
# Virtex 2, Spartan 3.
# Note: these two are not officially listed in the HDL library guide, but
# they are more fundamental than OFDDR* and are necessary to construct
# differential DDR outputs (OFDDR* can only do single-ended).
Cell('FDDRCPE', port_attrs={'C0': ['clkbuf_sink'], 'C1': ['clkbuf_sink']}),
Cell('FDDRRSE', port_attrs={'C0': ['clkbuf_sink'], 'C1': ['clkbuf_sink']}),
Cell('IFDDRCPE', port_attrs={'C0': ['clkbuf_sink'], 'C1': ['clkbuf_sink'], 'D': ['iopad_external_pin']}),
Cell('IFDDRRSE', port_attrs={'C0': ['clkbuf_sink'], 'C1': ['clkbuf_sink'], 'D': ['iopad_external_pin']}),
Cell('OFDDRCPE', port_attrs={'C0': ['clkbuf_sink'], 'C1': ['clkbuf_sink'], 'Q': ['iopad_external_pin']}),