mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-10-03 14:33:57 +00:00
Code Activity

bufnorm: Refactor and fix incremental bufNormalize

Browse source 
This fixes some edge cases the previous version didn't handle properly
by simplifying the logic of determining directly driven wires and
representatives to use as buffer inputs.
This commit is contained in:
Jannis Harder 2025-09-23 14:28:10 +02:00
parent cbc1055517
commit 86fb2f16f7
3 changed files with 270 additions and 115 deletions
Download patch file Download diff file Expand all files Collapse all files

7
kernel/rtlil.cc
View file

@ -2829,6 +2829,13 @@ void RTLIL::Module::remove(const pool<RTLIL::Wire*> &wires)
delete_wire_worker.wires_p = &wires;
rewrite_sigspecs2(delete_wire_worker);
if (design->flagBufferedNormalized) {
for (auto wire : wires) {
buf_norm_wire_queue.erase(wire);
buf_norm_connect_index.erase(wire);
}
}
for (auto &it : wires) {
log_assert(wires_.count(it->name) != 0);
wires_.erase(it->name);