mirror of
https://github.com/YosysHQ/yosys
synced 2025-06-18 11:58:32 +00:00
Fix test for counter
This commit is contained in:
parent
f23b540b45
commit
86f1375ecd
1 changed files with 1 additions and 1 deletions
|
@ -5,7 +5,7 @@ flatten
|
||||||
equiv_opt -map +/ice40/cells_sim.v synth_ice40 # equivalency check
|
equiv_opt -map +/ice40/cells_sim.v synth_ice40 # equivalency check
|
||||||
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
||||||
cd top # Constrain all select calls below inside the top module
|
cd top # Constrain all select calls below inside the top module
|
||||||
select -assert-count 7 t:SB_CARRY
|
select -assert-count 6 t:SB_CARRY
|
||||||
select -assert-count 8 t:SB_DFFR
|
select -assert-count 8 t:SB_DFFR
|
||||||
select -assert-count 8 t:SB_LUT4
|
select -assert-count 8 t:SB_LUT4
|
||||||
select -assert-none t:SB_CARRY t:SB_DFFR t:SB_LUT4 %% t:* %D
|
select -assert-none t:SB_CARRY t:SB_DFFR t:SB_LUT4 %% t:* %D
|
||||||
|
|
Loading…
Add table
Add a link
Reference in a new issue