mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-04-15 16:54:12 +00:00
Code Activity

signorm: disable in passes that use swap_names

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-03-16 22:45:29 +01:00
parent 3502a51598
commit 869a7303b0
12 changed files with 35 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

3
techlibs/ice40/ice40_dsp.cc
View file

@ -311,6 +311,9 @@ struct Ice40DspPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
for (auto module : design->selected_modules())
ice40_dsp_pm(module, module->selected_cells()).run_ice40_dsp(create_ice40_dsp);
}

3
techlibs/ice40/ice40_wrapcarry.cc
View file

@ -108,6 +108,9 @@ struct Ice40WrapCarryPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
for (auto module : design->selected_modules()) {
if (!unwrap)
ice40_wrapcarry_pm(module, module->selected_cells()).run_ice40_wrapcarry(create_ice40_wrapcarry);

3
techlibs/quicklogic/ql_ioff.cc
View file

@ -24,6 +24,9 @@ struct QlIoffPass : public Pass {
{
log_header(design, "Executing QL_IOFF pass.\n");
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
ModWalker modwalker(design);
Module *module = design->top_module();
if (!module)

3
techlibs/xilinx/xilinx_srl.cc
View file

@ -237,6 +237,9 @@ struct XilinxSrlPass : public Pass {
}
extra_args(args, argidx, design);
// TODO Disabled signorm because swap_names breaks fanout logic
design->sigNormalize(false);
if (!fixed && !variable)
log_cmd_error("'-fixed' and/or '-variable' must be specified.\n");