mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-18 01:02:19 +00:00
Code Activity

Fixed cellaigs port extending

Browse source
This commit is contained in:
Clifford Wolf 2015-06-10 07:16:30 +02:00
parent 66f9ee412a
commit 85287295b2
3 changed files with 11 additions and 3 deletions
Download patch file Download diff file Expand all files Collapse all files

7
passes/tests/test_cell.cc
View file

@ -536,6 +536,9 @@ struct TestCellPass : public Pass {
log(" -simlib\n");
log(" use \"techmap -map +/simlib.v -max_iter 2 -autoproc\"\n");
log("\n");
log(" -aig\n");
log(" instead of calling \"techmap\", call \"aig\"\n");
log("\n");
log(" -muxdiv\n");
log(" when creating test benches with dividers, create an additional mux\n");
log(" to mask out the division-by-zero case\n");
@ -600,6 +603,10 @@ struct TestCellPass : public Pass {
techmap_cmd = "techmap -map +/simlib.v -max_iter 2 -autoproc";
continue;
}
if (args[argidx] == "-aig") {
techmap_cmd = "aig";
continue;
}
if (args[argidx] == "-muxdiv") {
muxdiv = true;
continue;