mirror of
https://github.com/YosysHQ/yosys
synced 2025-08-09 20:50:51 +00:00
Spell check (by Larry Doolittle)
This commit is contained in:
parent
80910d13a6
commit
84bf862f7c
63 changed files with 220 additions and 220 deletions
|
@ -80,7 +80,7 @@ struct DesignPass : public Pass {
|
|||
log("\n");
|
||||
log(" design -copy-to <name> [-as <new_mod_name>] [selection]\n");
|
||||
log("\n");
|
||||
log("Copy modules from the current design into the soecified one.\n");
|
||||
log("Copy modules from the current design into the specified one.\n");
|
||||
log("\n");
|
||||
}
|
||||
virtual void execute(std::vector<std::string> args, RTLIL::Design *design)
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue