mirror of
https://github.com/YosysHQ/yosys
synced 2025-09-03 00:28:08 +00:00
Spell check (by Larry Doolittle)
This commit is contained in:
parent
80910d13a6
commit
84bf862f7c
63 changed files with 220 additions and 220 deletions
|
@ -248,7 +248,7 @@ passes). This architecture will simplify implementing additional HDL front
|
|||
ends and/or additional synthesis passes.
|
||||
|
||||
Chapter~\ref{chapter:eval} contains a more detailed evaluation of Yosys using real-world
|
||||
designes that are far out of reach for any of the other tools discussed in this appendix.
|
||||
designs that are far out of reach for any of the other tools discussed in this appendix.
|
||||
|
||||
\vskip2cm
|
||||
\begin{table}[h]
|
||||
|
|
Loading…
Add table
Add a link
Reference in a new issue