mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2026-05-25 19:36:21 +00:00
Code Activity

fixup! tests: signorm fix

Browse source
This commit is contained in:
Emil J. Tywoniak 2026-05-22 21:23:38 +02:00
parent 54b35be609
commit 849526491a
1 changed files with 1 additions and 1 deletions
Download patch file Download diff file Expand all files Collapse all files

2
tests/techmap/clockgate.tcl
View file

@ -196,7 +196,7 @@ select -module dffe_10 -assert-count 1 t:\$_NOT_
select -module dffe_11 -assert-count 0 t:\$_NOT_
# $sdffe is not gated
select -module sdffe -assert-count 0 sdffe t:* t:\$sdffe t:\$input_port %d
select -module sdffe -assert-count 0 sdffe t:* t:\$sdffe %d t:\$input_port %d
#------------------------------------------------------------------------------