mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-04-13 04:28:18 +00:00
Code Activity

Use "verilog -sv" to parse .sv files

Browse source
This commit is contained in:
Clifford Wolf 2014-07-11 13:10:51 +02:00
parent 55a1b8dbac
commit 847e2ee4a1
1 changed files with 2 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

2
kernel/driver.cc
View file

@ -54,6 +54,8 @@ static void run_frontend(std::string filename, std::string command, RTLIL::Desig
if (command == "auto") { if (command == "auto") {
if (filename.size() > 2 && filename.substr(filename.size()-2) == ".v") if (filename.size() > 2 && filename.substr(filename.size()-2) == ".v")
command = "verilog"; command = "verilog";
else if (filename.size() > 2 && filename.substr(filename.size()-3) == ".sv")
command = "verilog -sv";
else if (filename.size() > 3 && filename.substr(filename.size()-3) == ".il") else if (filename.size() > 3 && filename.substr(filename.size()-3) == ".il")
command = "ilang"; command = "ilang";
else if (filename.size() > 3 && filename.substr(filename.size()-3) == ".ys") else if (filename.size() > 3 && filename.substr(filename.size()-3) == ".ys")