mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-06-13 01:16:16 +00:00
Code Activity

functional.cc: Reverse port iteration

Browse source
This commit is contained in:
Krystine Sherwin 2025-05-21 16:21:27 +12:00
parent 3001473ae5
commit 847558547b
No known key found for this signature in database
1 changed files with 2 additions and 2 deletions
Download patch file Download diff file Expand all files Collapse all files

4
kernel/functional.cc
View file

@ -518,8 +518,8 @@ public:
if (cell->type.in(ID($assert), ID($assume), ID($live), ID($fair), ID($cover), ID($check))) if (cell->type.in(ID($assert), ID($assume), ID($live), ID($fair), ID($cover), ID($check)))
queue.emplace_back(cell); queue.emplace_back(cell);
} }
for (auto port : module->ports) { for (auto riter = module->ports.rbegin(); riter != module->ports.rend(); ++riter) {
auto *wire = module->wire(port); auto *wire = module->wire(*riter);
if (wire && wire->port_input) { if (wire && wire->port_input) {
factory.add_input(wire->name, ID($input), Sort(wire->width)); factory.add_input(wire->name, ID($input), Sort(wire->width));
} }