mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-07-18 02:16:41 +00:00
Code Activity

Update Verific, add to gitmodules, remove unused/GPL features from Makefile

Browse source
This commit is contained in:
akash 2024-04-08 12:36:08 -07:00
parent e3f633fae6
commit 840cdb415b
4 changed files with 12 additions and 8 deletions
Download patch file Download diff file Expand all files Collapse all files

14
Makefile
View file

@ -9,20 +9,20 @@ CONFIG := none
# CONFIG := msys2-64
# features (the more the better)
ENABLE_TCL := 1
ENABLE_TCL := 0
ENABLE_ABC := 1
ENABLE_GLOB := 1
ENABLE_PLUGINS := 1
ENABLE_READLINE := 1
ENABLE_READLINE := 0
ENABLE_EDITLINE := 0
ENABLE_GHDL := 0
ENABLE_VERIFIC := 1
ENABLE_VERIFIC_EDIF := 1
ENABLE_VERIFIC_EDIF := 0
ENABLE_VERIFIC_LIBERTY := 1
DISABLE_VERIFIC_EXTENSIONS := 1
DISABLE_VERIFIC_VHDL := 1
ENABLE_COVER := 1
ENABLE_LIBYOSYS := 1
ENABLE_COVER := 0
ENABLE_LIBYOSYS := 0
ENABLE_ZLIB := 1
# python wrappers
@ -518,8 +518,8 @@ endif
LIBS_VERIFIC =
ifeq ($(ENABLE_VERIFIC),1)
VERIFIC_DIR ?= /usr/local/src/verific_lib
VERIFIC_COMPONENTS ?= verilog database util containers hier_tree sdf
VERIFIC_DIR ?= ./verific
VERIFIC_COMPONENTS ?= verilog database util containers hier_tree
ifneq ($(DISABLE_VERIFIC_VHDL),1)
VERIFIC_COMPONENTS += vhdl
CXXFLAGS += -DVERIFIC_VHDL_SUPPORT