mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-11-04 13:29:12 +00:00
Code Activity

Merge pull request #10 from hansiglaser/master

Browse source 
fixed Verilog parser filename and line numbering issue with include files
This commit is contained in:
Clifford Wolf 2013-08-21 09:47:06 -07:00
commit 8409956c0c
1 changed files with 2 additions and 0 deletions
Download patch file Download diff file Expand all files Collapse all files

2
frontends/verilog/lexer.l
View file

@ -71,7 +71,9 @@ namespace VERILOG_FRONTEND {
"`file_pop"[^\n]*\n { "`file_pop"[^\n]*\n {
current_filename = fn_stack.back(); current_filename = fn_stack.back();
fn_stack.pop_back();
frontend_verilog_yyset_lineno(ln_stack.back()); frontend_verilog_yyset_lineno(ln_stack.back());
ln_stack.pop_back();
} }
"`file_notfound "[^\n]* { "`file_notfound "[^\n]* {