mirrors/yosys
3
0
Fork 0
mirror of https://github.com/YosysHQ/yosys synced 2025-08-04 10:20:24 +00:00
Code Activity

Update xilinx for ABC9

Browse source
This commit is contained in:
Eddie Hung 2020-02-13 09:56:30 -08:00
parent ac24a23e31
commit 8408c13405
3 changed files with 16 additions and 20 deletions
Download patch file Download diff file Expand all files Collapse all files

11
techlibs/xilinx/abc9_model.v
View file

@ -38,17 +38,6 @@ module \$__XILINX_MUXF78 (output O, input I0, I1, I2, I3, S0, S1);
endspecify
endmodule
module \$__ABC9_FF_ (input D, output Q);
endmodule
(* abc9_box *)
module \$__ABC9_DELAY (input I, output O);
parameter DELAY = 0;
specify
(I => O) = DELAY;
endspecify
endmodule
// Box to emulate async behaviour of FDC*
(* abc9_box, lib_whitebox *)
module \$__ABC9_ASYNC0 (input A, S, output Y);